We examine the electron mobility and hole mobility at the Si/buried oxide (BOX) interface at which the valley splitting of the electron system is strongly enhanced, and compare the values observed to those at a standard Si/thermal oxide (T-SiO 2 ) interface in the same silicon-on-insulator device. In contrast to the electron mobility, which is lower at the Si/BOX interface, the hole mobility at the Si/BOX interface is found to be slightly higher than that at the Si/T-SiO 2 interface. V 2013 AIP Publishing LLC [http://dx
Electrons in a number of material systems such as bis muth, AlAs, MoS 2 , graphene, and silicon possess a valley degree of freedom arising from the degeneracy of their dis persion relations and valleytronics, in which this valley degree of freedom is exploited in addition to charge and spin in conventional electronic and spintronic devices and has become a subject of growing interest. 1 In silicon, understand ing and becoming able to control the valley degree of free dom are of particular importance beyond their purely scientific value (for example, due to its role in the metal-in sulator-transition 2 ), because it has important consequences in relation to its future applications in quantum information processing, [3] [4] [5] and harnessing quantum mechanical and at omistic properties of silicon is becoming increasingly impor tant, in general, with the imminence of the scaling limit.
In (001) silicon, there is a two-fold valley degeneracy arising from the two out-of-plane minima in the conduction band dispersion. The lifting of this degeneracy, known as val ley splitting, has been observed experimentally and reported by many groups in Si Metal-Oxide-Semiconductor FieldEffect-Transistors (MOSFETs) 6, 7 and Si/SiGe heterostruc tures. 8 Typical values are under a couple of meV and the effect is attributed to coupling across the two valleys medi ated by the out-of-plane confining potential. Unexpectedly larger values of valley splitting are, however, observed at the Si/Buried OXide (BOX) interface in Si MOSFETs fabricated from Separation by IMplanted OXygen (SIMOX) wafers. 9 Values of more than 20 meV can be readily achieved, indicat ing that the valley splitting is enormously affected by the characteristics of the interface and, suggesting that this could offer a powerful tool to manipulate and exploit the valley degree of freedom.
Theoretical considerations have demonstrated that the val ley splitting is affected by atomic steps at the Si/barrier inter face 10 and the details of the Si/barrier interface potential.
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Furthermore, it is also proposed that extended interface states a)
Present address: FUJITSU LABORATORIES LTD., Atusgi, Kanagawa 243-0197, Japan. can enhance the valley splitting to beyond tens of meV. 12 However, there is still no quantitative theory correctly predict ing the magnitude of the valley splitting in these structures. A previous study had found that the resistivity of a 2D electron system at the Si/BOX interface is strongly enhanced under val ley polarization, i.e., when the 2D electrons all reside within one valley sub-band. 9, 13 However, it is unclear to what extent the origin of the resistivity enhancement is due to the valley polarization itself by a mechanism similar to resistivity enhancement with spin polarization, 14 or intrinsic disorder such as due to surface roughness scattering, which may be particularly adverse at this interface, limiting its potential usefulness for valley splitting control.
In this letter, in order to make a direct comparison between a standard interface with small valley splitting and an interface with giant valley splitting, we present measure ments of the electron mobility and hole mobility at the two interfaces of the same device. Holes do not possess the val ley degree of freedom and their behavior is not affected by it. We find that although the electron mobility at the Si/BOX interface is much lower than that at the standard Si/Thermal oxide (T-SiO 2 ) interface, the hole mobility at the Si/BOX interface is slightly higher than that at the Si/T-SiO 2 inter face. Furthermore, the out-of-plane potential confinement de pendence of the hole mobility at the two interfaces roughly follows the expected form for surface roughness scattering, 15 where the out-of-plane potential confinement dependence at the Si/BOX interface is weaker. These findings show that for the holes, surface roughness scattering at the Si/BOX inter face is weaker compared to that at the standard Si/T-SiO 2 interface strongly suggesting that the suppression of the electron mobility at the Si/BOX interface is not due to a par ticularly adverse magnitude of the surface roughness but dominated by the physics of valley polarization itself.
Our Si MOSFET is fabricated on a Silicon On Insulator (SOI) substrate made by the SIMOX process. The BOX layer, which is initially made by oxygen ion implantation and annealing at 1250 C, is annealed further for a prolonged duration of 40 h at a higher temperature of 1350 C in an argon-oxygen mixture. The top-gate oxide (T-SiO 2 ) is made by thermal oxidation in dry oxygen ambient at temperature between 800 and 1000 C. The thicknesses of the T-SiO 2 , SOI, and BOX layers are nominally 80 nm, 18 nm, and 380 nm, respectively. Previous atomic force microscopy studies of interfaces prepared in this way but exposed by selective chemical etching found the rms roughness values over wide (20 lm Â 20 lm) areas to be 0.37 nm and 0.58 nm for the front and back interfaces, respectively. 16 Other esti mates also point to a roughness of less than 1 nm for the two interfaces. 17 Figure 1(a) shows a TEM image of a quantum well (QW) cut from an identical device on the same wafer as those used for transport experiments presented in this paper. Routine TEM images of our structures, including Fig. 1(a) , confirm that both interfaces are abrupt at a few-atom level, but it is not possible to see any conclusive quantitative dif ferences in roughness between them in such images. The similarity in the scale of the interface roughness confirms that this is not responsible for the difference in valley split ting, and points to other possible differences such as inter face morphology, i.e., the microscopic structural details of the roughness, or the nature of the interface at an atomic level.
A layer of polycrystalline silicon is deposited on the T-SiO 2 layer to serve as a front-gate electrode, while the sub strate acts as a back-gate electrode ( Fig. 1(b) ). Source, drain, and Hall voltage electrodes were split into two and were doped independently with phosphorus and boron to form n-and p-type contacts, in order to measure the sheet resistiv ity of both 2D electrons and holes at the same interfaces in the same QW. 18 The longitudinal and transverse dimensions of the Hall bar are 10 lm and 8 lm, respectively. The resis tivity q was measured with a standard low-frequency (13 Hz) lock-in technique while changing the electron and hole den sities and potential asymmetry by applying front-gate and back-gate voltages. The sample was held in a cryostat and kept at a temperature of 5 K.
The front-gate voltage V F dependence of the conductiv ity r (¼ 1=q) at a back-gate voltage V B ¼ 0 V is shown in Fig. 2(a) . Conduction at V F > 0 is due to electrons, whereas the conduction at V F < 0 is due to holes. Figure 2 (b) shows a Appl. Phys. Lett. 102, 191603 (2013) two-dimensional plot of the conductivity as a function of both V F and V B . In order to separate the effects of the carrier density and potential confinement, we introduce two parame ters, carrier density n and potential asymmetry d
where n F;B are carrier densities contributed by front (F) and back (B) gates, while V F T ;B and C F;B are corresponding threshold voltages and gate capacitances. These are deter mined from measurements of Shubnikov-de Haas oscilla tions at low temperature. Each of these parameters differs for the two carrier types. Axes for n e;h and d e;h are marked in Fig. 2(b) .
Lines marked A (A 0 ) in Fig. 2(b) correspond to the onset of occupation of an upper electron (hole) confinement subband. These are also determined from Shubnikov-de Haas measurements showing distinctive beating patterns indicat ing the occupation of additional sub-bands. 19 In the data pre sented [ Fig. 2(b) ], the occupation of upper sub-bands can be seen by the suppression of the conductivity along these lines A and A 0 . Occupation of low mobility states at the bottom of the upper sub-band and abrupt changes in intersub-band scat tering and screening 6 result in these features demarcating sub-band edges.
The Shubnikov-de Haas oscillations also allow us to determine the valley splitting. When the electrons are pressed against the Si/BOX interface (positive d, Fig. 2(c) . On the other hand, when d is negative (electrons at the Si/T-SiO 2 interface), the valley splitting is too small to be quantified by this technique and there is no reason to suppose that it does not behave in a similar manner as at standard interfaces, as previously described, 19 where the value remains below a cou ple of meV within the gate-voltage range studied. A region in which only one valley sub-band is occupied, i.e., the electrons are fully valley polarised, is marked VP in Fig. 2(b) .
Figures 3(a) and 3(b) show the electron mobility l e for d e < 0 and d e > 0, respectively, obtained from the data in Fig. 2 (b) using the relation l e ¼ r e =en e . l is suppressed e when d e is small [Figs. 3(a) and 3(b)] for both d e < 0 and d e > 0 due to the effects of the upper spatial sub-band, 6 and this feature disappears as jd e j increases due to the out-of plane potential raising the confinement energy of the upper spatial sub-band with respect to the ground sub-band. In this letter, we focus on the transport properties where only one spatial confinement sub-band is occupied.
When d e is large and negative, the electrons are pressed against the Si/T-SiO 2 interface. Below d e $ À2 Â 10 16 m
À2
[ Fig. 3(a) ], l e begins to decrease as d e decreases and below obeys a power law where the expo- Appl. Phys. Lett. 102, 191603 (2013) perpendicular to the 2D system, 20,21 N dpl is the depletion charge density, N s is the carrier density, e Si is the permittiv ity of Si, and g is a fitting parameter with values of around g ¼ 1=2 for electrons and g ¼ 1=3 for holes. 20, 21 In our de vice, the electric field in the two binding oxide layers is simply proportional to n B and n F so that at large jdj, where the potential approximates to a triangular potential, the equivalent effective field E eff is proportional to d. S(k) is the power spectral density of the disorder potential, which is the Fourier transform of the spatial surface roughness distri bution, and k F is the Fermi wave vector. Thus, when the electron density is held constant, Sðk F Þ remains constant and the mobility limited by the surface roughness scattering is proportional to d À2 . In practice, a range of values between À1 and À2.6 for the exponent are observed 21 and our observation is comfortably consistent. The mobility is limited by surface roughness scattering when the electrons are pressed against the Si/T-SiO 2 interface as usual.
When the electrons reside at the Si/BOX interface (d e > 0, [ Fig. 3(b) ]), the behavior is very different. The elec tron mobility l e decreases more rapidly with increasing d e and is followed by a kink structure marked by arrows in Fig.  3(b) . The kink shifts to larger values of d e with increasing density n e , corresponding to the boundary between partially valley-polarized and valley-polarized regions. In the valley polarized region, the mobility is strongly suppressed in com parison to the mobility at negative d e under equivalent conditions.
When the system is only partially valley polarized, the change of mobility with d e is complicated by changes in k F and the change in density of states with valley polarization as well as the change in the surface roughness scattering. However, within the valley polarized region, applying the same arguments would lead us to expect a mobility, which varies as d We now present data for holes measured at the same interfaces in the same device. Figure 4 shows the d h depend ence of the hole mobility l h . In the same manner as for elec trons, holes reside at the Si/BOX interface for d h > 0, and at the Si/T-SiO 2 for d h < 0. In stark contrast to the electron mobility, the hole mobility does not display dramatically large asymmetry between positive and negative d h . Instead, the behavior is relatively symmetric, only showing slight dif ferences. For all values of n h and jd h j, the hole mobility is slightly higher when d h is positive indicating that the effects of disorder are weaker at the Si/BOX interface.
The mobility is a function of the effective mass as well as the relaxation time, and the effective mass of holes is affected by band modifications due to interactions between light and heavy hole states 6 which, in turn, are affected by the confine ment d h . However, we have performed Shubnikov-de Haas measurements, which confirm that this effect is symmetrical with respect to d h , indicating that the symmetrical mobility we see does indeed reflect the comparable strength of disorder experienced by the holes at the two interfaces. The confinement dependence (jd h j dependence) of l h at large jd h j is fairly close to l h $ d law accompanied by the kink structure at the onset of valley polarization. This result indicates that the suppression of l e at the Si/BOX interface is not dominated by surface rough ness scattering, but is likely to be due to the valley polariza tion itself. The suppression of mobility in the valleypolarized and partially valley-polarized regions may be accounted for by the changing scattering rate due to the Fermi wave vector, Fermi energy, and density of states. 14 Indeed, the shallower d h dependence of the hole mobility at this interface may also be pointing to qualitatively different disorder compared to the standard Si/T-SiO 2 , which may be a reflection of the differences leading to the giant valley splitting.
In summary, we have performed electron and hole trans port measurements in a single SiO 2 /Si/SiO 2 QW fabricated from a SIMOX SOI wafer and evaluated the contribution of interface roughness scattering to the electron and hole mobil ity. In contrast to the electron mobility, which is strongly suppressed at the Si/BOX interface with giant valley split ting, the hole mobility shows higher values compared to the standard Si/T-SiO 2 interface. This strongly suggests that the suppression of the electron mobility at the Si/BOX inter face is not due to a particularly adverse magnitude of the sur face roughness but dominated by the physics of valley polarization itself. Y.N. was supported by JSPS Research Fellowships for Young Scientists and K.T. was supported by the EPSRC of the UK. 
